Serial No. 10/782,246

Title: INTEGRATED CIRCUIT SCHEMATICS AND LAYOUTS

IN THE CLAIMS

- 1. (Currently amended) A schematic for an integrated circuit, comprising:
 - a plurality of circuit components interconnected by lines;
 - a plurality of width markers, each line assigned a width marker wherein only lines having

 a width requirement greater than a default minimum line width are assigned a

 width marker; and

each width marker having a minimum width parameter.

- 2. (Canceled)
- 3. (Original) The schematic of claim 1, wherein at least one of the lines has an associated width of a default minimum width.
- 4. (Currently amended) A schematic for an integrated circuit, comprising:
 - a plurality of circuit components interconnected by lines; and
 - a line width layer, comprising:
 - a plurality of line width markers, a line width marker <u>only</u> for each line having a width greater than a default minimum width; and
 - a line width parameter for each line width marker.
- 5. (Canceled)
- 6. (Original) The schematic of claim 4, wherein at least one of the lines has an associated width of a default minimum width.

Serial No. 10/782,246

Title: INTEGRATED CIRCUIT SCHEMATICS AND LAYOUTS

- 7. (Original) The schematic of claim 4, wherein each line width parameter represents a minimum line width for the line associated with that line width parameter.
- 8. (Original) The schematic of claim 4, wherein the line width layer is separate from the circuit components.
- 9-10. (Canceled)
- 11. (Currently amended) An integrated circuit layout, comprising:
 - a component layer comprising a plurality of circuit components interconnected by lines; and
 - a line width layer comprising:
 - a plurality of line width markers, a line width marker for each line wherein only lines having a width greater than an absolute minimum width a have line width marker; and
 - a line width parameter for each line width marker.
- 12. (Original) The integrated circuit layout of claim 11, wherein each line width parameter represents a minimum line width for the line associated with that line width parameter.
- 13. (Original) The integrated circuit layout of claim 11, wherein the line width layer is separate from the component layer.

Serial No. 10/782,246

Title: INTEGRATED CIRCUIT SCHEMATICS AND LAYOUTS

- 14. (Currently amended) A schematic for an integrated circuit, comprising:
 - a plurality of symbols respectively corresponding to circuit components of the integrated circuit, the symbols interconnected by schematic lines respectively corresponding to circuit lines interconnecting the circuit components;
 - a plurality of width markers, each schematic line assigned a width marker wherein only
 schematic lines corresponding to circuit lines having a width requirement greater
 than a default minimum line width are assigned a width marker; and
 - each width marker having a width parameter representing a minimum width for the circuit line corresponding to the schematic line for that width marker.
- 15. (Canceled)
- 16. (Currently amended) A schematic for an integrated circuit, comprising:
 - a plurality of symbols respectively corresponding to circuit components of the integrated circuit, the symbols interconnected by schematic lines respectively corresponding to circuit lines interconnecting the circuit components; and
 - a line width layer, comprising:
 - a plurality of line width markers, a line width marker <u>only</u> for each schematic line corresponding a circuit line having a width greater than a default minimum width; and
 - a line width parameter for each line width marker.
- 17. (Original) The schematic of claim 16, wherein each line width parameter represents a minimum line width for the circuit line corresponding to the schematic line associated with that line width parameter.
- 18. (Original) The schematic of claim 16, wherein the line width layer is separate from the symbols.